The authors have reported experimental demonstration of four C 60 programable molecular orbital states, C 60 0 , C 60 1− , C 60 2− , and C 60 3− , through a charge-based nonvolatile memory cell. Owing to the monodisperse nature and molecular size of C 60 , very sharp Coulomb staircase is observed at room temperature. A physical model based on the molecular orbit structure, the charging energy solved by an electrostatic method, and the Fermi-level pinning theory yield good quantitative agreement with experiments. These not only lead to better understanding of the C 60 molecular orbital structure and corresponding chemical redox levels, but also potentially pave the way for realizing reliable multilevel molecular memories.
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There has been a great deal of interest in carbon nanotubes and fullerenes because of their unique electronic, mechanical, and chemical properties as well as the low dimensional nanoscale features from bottom-up assembly. They received particular attention in nanoelectronics, where device miniaturization is typically driven and limited by the topdown photolithography. Taking advantage of the maturity built on the top-down technology, a hybrid of bottom-up and top-down approaches could be an effective way towards the ultimate scalability and functionality in nanoelectronics. Several interesting examples have been reported such as carbon nanotube decoder circuits 1 and memories.
2 Nanocrystal memories are considered promising candidates for nonvolatile storage with low power consumption. 3 However, the finite and undesired size dispersion in the nanocrystal formation could degrade the device parametric yield. Meanwhile, to increase the storage density, the multilevel cell, 4 where different memory states are represented by different amounts of charge stored, is proposed for multiple bits per cell. However, due to lack of self-convergence in programing, it usually requires complicated peripheral circuits and operations to precisely control the memory states. In theory, Coulomb islands such as nanocrystals are ideal to realize the multilevel cell concept through the selfconvergent Coulomb blockade effect. Nevertheless, their size of several nanometers in diameter together with the size dispersion prohibits any appreciable step charging at room temperature. In this study, we report using C 60 molecules to replace nanocrystals as the floating gate in a nonvolatile memory cell. The monodisperse nature of C 60 with its molecular size results in substantial and precise step charging into molecular orbitals ͑MOs͒, and hence could potentially achieve reliable multilevel charge storage in a single memory cell. Different from previous works that applied various molecules as charge storage nodes, 5, 6 the discrete C 60 redox states in the molecular Coulomb islands are first reported at room temperature. Besides the potential application as memory devices, this study also provides valuable understanding of the C 60 molecular orbital structure in the electrochemical environment, which is essential for future realization of interface between molecules and integrated circuits.
The metal-oxide-semiconductor ͑MOS͒ capacitor structure with conventional isolation, similar to that used in the flash memory devices, 7, 8 was fabricated. After 1.8 nm dry thermal oxide was grown on the silicon substrate, the fullerenes C 60 were thermally evaporated to a thicknesses of 0.4-0.6 nm, as measured by the quartz crystal monitor. The C 60 source used in this study was obtained commercially ͑MER Corporation 99.9%͒. Then, control oxide is implemented by atomic layer deposition ͑ALD͒ of 30 nm Al 2 O 3 or by evaporation of 4 nm SiO 2 together with plasma-enhanced chemical vapor deposition ͑PECVD͒ of 26 nm SiO 2 . ALD Al 2 O 3 deposition was done by trimethylaluminum and H 2 O at 300°C. The evaporated oxide served as a barrier layer to prevent possible plasma damage to C 60 during the PECVD process. Finally a top Cr gate was deposited and patterned, followed by 400°C forming gas annealing for 30 min.
From high frequency capacitance-voltage ͑CV͒ measurements with low programing voltages ͑Fig. 1͒, only electron injection is allowed in C 60 capacitors with Al 2 O 3 control oxide, whereas only hole injection is allowed with SiO 2 . Negligible CV shift in control samples without C 60 confirms C 60 is responsible for the observed charge storage. This asymmetric injection phenomenon apparently depends on the material of control oxide. It is similar to the Fermi-level pinning at the interface of metal gate and high- dielectric, 9, 10 and has been reported at another organicdielectric interface as well. 11 Hole injection with Al 2 O 3 control oxide is enabled only after overcoming a negative blockade voltage, as shown in Fig. 2͑a͒ . There is no obvious difference of the blockade voltages measured at 300 and 10 K, implying this effect likely originates from the intrinsic properties of C 60 . It is worthwhile to note that the temperature-dependent Frenkel-Poole conduction 12 in Al 2 O 3 , responsible for flatband voltage shift ⌬V FB saturation at high positive gate bias as well as the turning point at high negative gate bias at 300 K, is significantly suppressed at 10 K. Meanwhile, electron injection with SiO 2 control oxide is allowed only after overcoming a positive blockage voltage, as shown in Fig. 2͑b͒ . In contrast to the continuous ⌬V FB in the control sample without C 60 , which comes from electron injection into the traps of control oxide through the FowlerNordheim and Frenkel-Poole conductions, the Coulomb staircase due to the C 60 MO can be clearly observed.
In this experimental setup, the voltage sweep at the control gate results in the potential change of C 60 . It is analog to scanning C 60 energy levels relative to the silicon substrate. The C 60 energy change ⌬E C60 can be calculated by using the series capacitor model of conventional floating gate devices.
For example, the blockade plateau shown in Fig. 2͑a͒ corresponds to 2.2 eV ⌬E C60 seen from the silicon substrate. To consistently and quantitatively explain the above results, a model based on the Fermi-level pinning theory and the C 60 MO structure is established. Figure 3 illustrates the energy band diagrams. The highest occupied molecular orbital ͑HOMO͒ and lowest unoccupied molecular orbital ͑LUMO͒ energies for neutral C 60 ͑C 60 0 ͒ are −6.40 and −4.76 eV, respectively, 13 and the charge neutrality level ͑CNL͒ of ALD Al 2 O 3 is −5.2 eV. 10 The CNL can be thought of as a local Fermi level of the interface states, where states with energy smaller than the CNL are occupied, and states with energy larger than the CNL are empty for a neutral surface. 9, 10 Those states are called metal-induced gap states, 14 and can be thought of as the dangling bond states at the interface dispersed across the band gap of the dielectric. Therefore, according to the C 60 HOMO-LUMO energy and the CNL of Al 2 O 3 , C 60 remains neutral at thermal equilibrium before programing. Electron injection into the C 60 0 LUMO is enabled by electrons with energy higher than −4.76 eV plus the C 60 single electron charging energy ⌬E ch . The injected electron is then quickly relaxed into surrounding interface states in favor of the lower CNL energy. Due to the wide spatial and energy dispersion of interface states, the distinct Coulomb staircase is not expected and was not experimentally observed even at 10 K ͑not shown͒. On the other hand, at low negative bias, hole injection into the C 60 0 HOMO is forbidden due to the C 60 HOMO-LUMO gap, and is only allowed after overcoming the negative blockade voltage, which moves the HOMO energy E C60,HOMO higher than the silicon valence band edge E Si,V by one ⌬E ch . Hence, the C 60 energy change required to start hole injection is ⌬E C60 = E Si,V − E C60,HOMO + ⌬E ch = 1.23 eV+ ⌬E ch . ⌬E ch can be approximated using the conventional three-dimensional ͑3D͒ electrostatic method 15 by assuming C 60 as a metal sphere with a radius of 4 Å ͑the outer radius of C 60 ͒ embedded in two parallel plates. For a C 60 density of 2 ϫ 10 12 cm −2 , 1.8 nm SiO 2 as the tunneling oxide, and 30 nm Al 2 O 3 as the control oxide, ⌬E ch is 0.52 eV. It gives the calculated ⌬E C60 around 1.75 eV in reasonable agreement with that found in Fig. 2͑a͒ . For the case with SiO 2 control oxide, although the CNL of evaporated SiO 2 is not known, it is expected to be close to the silicon conduction band edge to favor hole injection at low bias. The interface dipole formation at the C 60 and SiO 2 interfaces and the C 60 charging energy lead to a different thermal equilibrium state before programing, likely being monoanion ͑C 60 1− ͒, established by electron transferring from the interface state into C 60 0 . As the band diagram shown in Fig. 3͑b͒ , while hole injection from the silicon valence band into the partially filled LUMO can happen at low bias ͑the injected hole is then quickly relaxed into the surrounding interface states to restore the stable C 60 1− state͒, electron injection into the C 60 1− LUMO to become dianion ͑C 60 2− ͒ is not favorable until the LUMO is one ⌬E ch lower than the silicon conduction band edge, which is responsible for the 1.3 eV blockade energy in Fig. 2͑b͒ . Likewise, other high energetic states such as trianion ͑C 60 3− ͒ are also possible by overcoming necessary charging energy. As several distinct blockade regions under positive gate bias shown in Fig. 2͑b͒, C 60 2− and C 60 3− are stable without losing electrons to interface states because of the proximity of the LUMO and CNL levels. The observation of C 60 4− or other higher anions was prohibited by severe CV distortion, possibly due to oxide damage. The 0.8 eV blockade energy for both C 60 2− and C 60 3− states corresponds to exactly one ⌬E ch , in excellent agreement with 0.86 eV approximated from the previous 3D electrostatic analysis but with 30 nm SiO 2 as the control oxide. The C 60 density calculated from the amount of the flat band shift is 2 ϫ 10 12 cm −2 , also agreed well with the density used for the ⌬E ch simulation.
In summary, we have demonstrated four programable molecular orbital states of C 60 , including C 60 0 , C 60 1− , C 60 2− , and C 60 3− , from a MOS-based nonvolatile memory cell. The C 60 programable states strongly depending on the material of control oxide are best explained by the Fermi-level pinning theory due to the interface dipole formation. The roomtemperature Coulomb staircase, originating from the blockade effects through the C 60 HOMO-LUMO gap and charging energy, is quantitatively interpreted, and shown good agreement with theoretical predictions. This work is supported by National Science Foundation ͑NSF͒ through the Center of Nanoscale Systems ͑CNS͒. The experimental work is performed at the Cornell Nanoscale Facilities ͑CNF͒. 
